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growth of the 
satellite industry 
is expected.
*SSIR: Sate of the Satellite 
Industry Report, satellite 
industry association (2012)
Fabrication of a Silicon Nanowire on a Bulk Substrate
by Use of a Plasma Etching and Total Ionizing Dose Effects






In Space Gate GateGate
Bulk silicon












SOI process SEG process
SOI: silicon-on-insulator










• Suspended SiNW: basic building block for GAA FETs
• Previous approaches: SOI substrate and epitaxial growth
- CMOS low-compatible, high cost, and low throughput
• Suspended SiNW: basic 
building block for GAA 
FETs
• Previous approaches: 
SOI substrate or 
epitaxial growth on bulk
- CMOS low-compatible, 
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Process Flow of SiNW GAA FETs
Increment of isotropic etching time
Optimization of height and width of SiNWs
• Bulk substrate
• Suspended SiNW
by one-step etching route
• Sacrificial oxidation
• Oxide dep. and CMP
• Partial oxide etching (STI)
• Thermal oxidation
• in-situ n+ poly-Si dep.













• SiNW GAA FET on a bulk substrate
DIBL: 150 mV/V, SS: 87 mV/dec, ION/IOFF > 10
6
• Excellent immunity against SCEs 










- Common radiation source
- g-ray with around 1.3 MeV
c.f.) Part of cosmic ray
• Specific radiation condition
- Total dose : 1, 5, 10 Mrad(SiO2)
- Dose rate : 460 rad(SiO2)/s
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DG MOSFETs (J. Nam et al)
 0.5 Mrad
























DG MOSFETs (J. Nam et al)
 0.5 Mrad
“Rebound effect”













GAA MOSFETs DG MOSFETs
• GAA MOSFETs
- All Nf and Nit
were screened 
out by the gate.
• DG MOSFETs















































































( Additional RTP : 1000 Co for 5 s)
 Increase SCEs, but suppress TID effects
Silvaco simulation
Optimization of SiNW GAA FETs

































 Initial,   10 Mrad
Junction-modified GAA MOSFETs
 Initial,   10 Mrad
V
d
 = 1 V
L
g
 = 25 nm
Original GAA FETs Junction-modified GAA FETs
VTH,initial -0.332 V -0.600 V
SSinitial 76.9 mV/dec 108.5 mV/dec
• Increased short-channel effects (SCEs)
Original GAA FETs Junction-modified GAA FETs
VTH - 60 mV - 0.2 mV
SS 10.9 mV/dec 3.3 mV/dec




*source: F. Laermer et al., US-Patent No. 5501893
*
Increment of isotropic etching time
Optimization of height and width of SiNWs
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Increment of isotropic etching time
Optimization of height and width of SiNWs
Increment of isotropic etching time
Optimization of he ght and width of SiNWs
• An one-step plasma etching route was developed to form a suspended silicon
nanowire on a bulk substrate.
• A gate-all-around field-effect transistor was fabricated and characterized for
radiation hardening applications.
• The fabricated devices showed stronger radiation-tolerance than the double-gate
MOSFETs due to the separation between the channel and the isolation oxide.
• The role of the gate spacer on TID effects was observed and verified through the
overlapped junction profile.
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